

650V N-Channel S/J MOSFET

Main Product Characteristics

$V_{(BR)DSS}$	650V
$R_{DS(ON)}$	0.070Ω(max)
I_D	42A
T_{rr}	71nS(typ)

Features and Benefits

- Low on-resistance and Low gate charge.
- Very low switching and conduction loss.
- Ultra-Fast switching and reverse body recovery.
- Excellent high communication ruggedness.
- Excellent ESD robustness.

Description


AM65R070NW is a N-channel power MOSFET designed according to super junction technology. This device has very low on-resistance and hard ruggedness for switching applications. It's very low conduction loss and fast switching can make applications more efficient and faster.

Applications

- Server
- EV Charging & LED Converter
- Telecom & UPS

Absolute Maximum Ratings ($T_A=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Parameter.	Unit
Drain-Source Voltage	V_{DS}	650	V
Gate-to-Source Voltage	V_{GS}	±20	V
Continuous Drain Current, @ Steady-State	$I_D @ T_C = 25^{\circ}\text{C}$	42	A
Continuous Drain Current, @ Steady-State	$I_D @ T_C = 100^{\circ}\text{C}$	29	A
Pulsed Drain Current	I_{DM}	105	A
Power Dissipation	$PD @ T_C = 25^{\circ}\text{C}$	298	W
Single Pulse Avalanche Energy ¹	E_{AS}	735	mJ
Body diode reverse voltage slope ²	dv/dt	15	V/ns
MOS dv/dt ruggedness ³	dv/dt	50	V/ns
Junction-to-Ambient (PCB Mounted, Steady-State)	$R_{\theta JA}$	62	$^{\circ}\text{C/W}$
Junction-to-Case	$R_{\theta JC}$	0.42	$^{\circ}\text{C/W}$
Operating Junction and Storage Temperature Range	T_J/T_{STG}	-55 to + 150	$^{\circ}\text{C}$
Soldering temperature	T_{sld}	260	$^{\circ}\text{C}$



Electrical Characteristics (T_J=25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250μA	650	-	-	V
Drain-to-Source Leakage Current	I _{DSS}	V _{DS} =650V, V _{GS} =0V, T _J = 25°C	-	-	5	μA
		V _{DS} =650V, V _{GS} =0V, T _J =150°C	-	350	-	μA
Gate-to-Source Forward Leakage	I _{GSS}	V _{DS} =0V, V _{GS} =20V	-	-	1	uA
		V _{DS} =0V, V _{GS} = -20V	-	-	-1	
Static Drain-to-Source On- Resistance	R _{DS(on)}	V _{GS} =10V, I _D =21A	-	63	70	mΩ
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	3	4	5	V
Gate Resistance	R _g	f=1MHz	-	6.7	-	Ω
Input Capacitance	C _{iss}	V _{GS} =0V V _{DS} =400V, f=200kHz	-	3940	-	pF
Output Capacitance	C _{oss}		-	60	-	
Reverse transfer capacitance	C _{rss}		-	2.3	-	
Total Gate Charge ^{4,5}	Q _g	I _D =21A, V _{DD} =400V, V _{GS} =10V	-	83	-	nC
Gate-to-Source Charge ^{4,5}	Q _{gs}		-	24	-	
Gate-to-Drain("Miller") Charge ^{4,5}	Q _{gd}		-	34	-	
Turn-on Delay Time ^{4,5}	t _{d(on)}	V _{DD} =325V, V _{GS} =10V, R _G =24Ω, I _D =11A	-	35	-	nS
Rise Time ^{4,5}	t _r		-	34	-	
Turn-Off Delay Time ^{4,5}	t _{d(off)}		-	116	-	
Fall Time ^{4,5}	t _f		-	5	-	

Source-Drain Ratings and Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Diode Forward Voltage	V _{SD}	I _S =21A, V _{GS} =0V	-	-	1.4	V
Reverse Recovery Time ⁴	t _{rr}	I _S =21A, V _{DD} =400V, di/dt=100A/us	-	71	-	nS
Reverse Recovery Charge ⁴	Q _{rr}		-	186	-	μC
Reverse Recovery Peak Current ⁴	I _{rrm}			5.3		A

Notes:

1. L=35mH, V_{DD}=50V, I_{AS}=7A, I_D=I_{AR}, starting temperature T_J=25°C .
2. V_{DS}=0~400V, I_{SD}≤I_S, T_J=25°C .
3. V_{DS}=0~400V.
4. Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
5. Essentially Independent of Operating Temperature.



Typical Electrical and Thermal Characteristic Curves




Fig. 1 Output Characteristics




Fig. 2 Capacitances




Fig. 3 On-state Resistance




Fig. 4 On-state Resistance with Temperature




Fig. 5. Transfer Characteristics









Fig. 6. Breakdown Voltage with Temperature



Typical Electrical and Thermal Characteristic Curves





Test Circuit & Waveform




Fig 13. Test circuit for resistive load switching times




Fig 14. Switching times waveform




Fig 15. Test circuit for unclamped inductive load




Fig 16. Unclamped inductive waveform




Fig 17. Test circuit for diode





Fig 18. Diode recovery



Package Outline Dimensions

TO-247-3L

Unit : mm



Note 1. Surface Roughness $R_a 1.14 \pm 0.20 \mu\text{m}$

2. Unmarked Tolerance $\pm 0.15 \text{ mm}$



Revision History

No	Date	Contents
0	2023-05-20	Initial Brief Datasheet Release
1	2023-09-02	Update Body diode Trr data

<http://www.apsemi.com>

IMPORTANT NOTICE

AP Semiconductor co, Ltd reserves the right to make changes without further notice to any products or specifications herein. AP Semiconductor co, Ltd does not assume any responsibility for use of any its products for any particular purpose, nor does AP Semiconductor co, Ltd assume any liability arising out of the application or use of any its products or circuits. AP Semiconductor co, Ltd does not convey any license under its patent rights or other rights nor the rights of others.

AP Semiconductor Co., Ltd

Contact. Tel 82.70.4693.2299 FAX 82.70.4000.4009

E-mail: sales@apsemi.com

© 2015 AP semiconductor Co., Ltd. –Printed in KOREA –All Rights Reserved.